Science Arts & Métiers (SAM) is an open access repository that collects the work of Arts et Métiers ParisTech researchers and makes it freely available over the web where possible.

This is an author-deposited version published in: https://sam.ensam.eu
Handle ID: http://hdl.handle.net/10985/6748

To cite this version:

Any correspondence concerning this service should be sent to the repository Administrator: archiveouverte@ensam.eu
A Simple Carrier-Based Modulation for the SVM of the Matrix Converter

F. Gruson, Ph. Le Moigne, Ph. Delarue, A. Videt, X. Cimetière and M. Arpillière.

Abstract - Today, industry has not fully embraced the matrix converter solution. One important reason is its high control complexity. It is therefore relevant to propose a simpler but efficient modulation scheme, similar as three phase VSI modulators with the well-known symmetrical carrier-based ones. The modulation presented in this paper is equivalent to a particular Space Vector Modulation (SVM) and takes into account harmonics and unbalanced input voltages, with the same maximum voltage transfer ratio (86%). The aim of this work is to propose a simple and general pulse-width-modulation method using carrier-based modulator for an easier matrix converter control. Furthermore, a simple duty cycle calculation method is used, based on a virtual matrix converter. Finally, simulations and experimentations are presented to validate this simple, original and efficient modulation concept equivalent to matrix converter SVM.

Index Terms - Matrix converter, power conversion, AC–AC, AC-AC conversion, power converter, pulse-width-modulated power converters, pulse-width-modulation, PWM, DPWM.

I. INTRODUCTION

The Matrix Converter, shown in Fig. 1, is a direct three-phase to three-phase forced-commutated power converter which directly connects the mains power supply (r, s, t) to the motor (u, v, w) through nine fully controlled bidirectional switches. The input network (r-in, s-in, t-in) is connected to the matrix converter through an L-C input filter as shown in Fig. 1. This converter, which can be decomposed in three “cells” as shown in Fig. 1, generates variable frequency and amplitude output voltages (limited to 86% of the input voltage amplitude with over-voltage modulation) with any three-phase electrical network. This converter is able to produce sinusoidal input currents, which limits the volume of the L-C input filter.

Manuscript received November 28, 2011. Acknowledgment: This work is supported in part by the European Union, French state, Région Nord-de-Calais and other part by Schneider Toshiba Inverter Europe (STIE). The Europe involve in the Nord pas-de-Calais region with the European fund for the regional development.

François Gruson is with Arts et Metiers ParisTech, L2EP, 8 Bvd Louis XIV, 59046 Lille Cedex (phone: +33(0)3-20-62-22-46; e-mail: francois.gruson@ensam.eu)

Ph. Le Moigne and X.Cimetière are with the Univ Lille Nord de France, F-59000 Lille, France and Laboratoire d’Electrotechnique et d’Electronique de Puissance (L2EP) of Lille at the Ecole Centrale de Lille (ECLlille), BP-48 - 59851 Villeneuve d’Ascq, France (phone: +33(0)3-20-67-60-75; e-mail: philippe.lemoigne@ec-lille.fr; xavier.cimetiere@ec-lille.fr).

Ph. Delarue and A.Videt are with the Univ Lille Nord de France, F-59000 Lille, France and the Laboratoire d’Electrotechnique et d’Electronique de Puissance (L2EP) of Lille at the Université des sciences et technologie de Lille (USTL), 59655 Villeneuve d’Ascq Cedex, France (e-mail: philippe.delarue@univ-lille1.fr, gnaud.videt@univ-lille1.fr).

M. Arpillière is with the Schneider Toshiba Inverter Europe (STIE) Electrical Engineering Department, 27120 Pacy-sur-Eure, France (e-mail: michel.arpilliere@schneider-electric.com).

Copyright (c) 2009 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to publ-permissions@ieee.org.

This converter has a high power density and a potentially high reliability since electrolytic storage capacitors are not required. Thus, it could become a compact industrial solution for adjustable speed drives applying feeding induction motors.

Fig. 1. The Matrix Converter scheme

The more useful and interesting modulations are the Space Vector Modulation (SVM) [1]-[4] and the Rectifier and Inverter Vector Modulation (RIV) [5], [6]. These modulations are based on graphical representation methods, duty cycle calculations, and sequenced states application to create the Pulse-Width Modulation (PWM). An 86% voltage ratio (RMS fundamental output voltage divided by the RMS input voltage) is obtained with these methods. In fact, both modulations are equivalent and able to produce sinusoidal output voltages, even when there is unbalance or harmonics in the mains voltages. Since current references of the mains are chosen proportional to the input voltages, input currents are balanced and sinusoidal as long as the mains power supply is a perfect sinusoidal source. A PWM that limits the number of switchings during the modulation period has also been introduced with the SVM representation, using the calculated duty cycles and a defined switching table [7]-[8]. These matrix converter modulations are efficient, but complex to understand, to synthesize compared to the three phase voltage source inverter (VSI) modulations, and thereby heavy to implement in digital processors. The carrier based modulations proposed in the literature are complex to implement into industrial process, by using a discontinuous carrier wave modulator [9], [10] or an asymmetrical one which needs to sum some duty cycles [11],[12].

Hysteresis control methods and Direct Torque Control (DTC) for matrix converter are other interesting alternatives [1],[13],[14]. However, drawbacks still exist such as torque ripple in the low speed region or switching frequency variation according to the change of the motor speed. Thus, industrial applications still focus on controlled-frequency PWM, and especially carrier-based solutions.

Today, industry has not fully embraced the matrix converter solution, mainly due to its high control complexity (modulation, switching control…) and implementation in a digital processor.
It is therefore relevant to propose simple, but efficient modulation schemes like the three phase VSI modulation, with the well-known symmetrical carrier-based modulation. Thus, an interesting scientific and industrial approach is to propose a symmetrical carrier based modulation to greatly simplify this implementation and its understanding.

Moreover, an interesting approach has been introduced by Ishiguro in [16] for the matrix duty cycle calculation, as it limits the number of duty cycle calculations, but it does not propose a satisfying carrier-based modulator.

The aim of this paper is to propose a scalar matrix converter modulation equivalent to the SVM ones in order to obtain the same electrical characteristics (same logic state at each time, same constraints, same efficiency...), with a simple approach. Firstly, this modulation method calculates duty cycles and generates the conversion matrix [M], by using the principle presented in [16] limiting the number of calculations and introducing a virtual matrix converter for better understanding and computing of the matrix modulation. Then, the proposed symmetrical carrier-based PWM, equivalent to the SVM, creates, without any additional calculation, the nine logic control signals of the matrix converter switches by using the matrix [M]. This modulation process can be extended to other PWM strategies.

II. SPACE VECTOR MODULATION (SVM) FOR MATRIX CONVERTER

In this part, the basic knowledge of the SVM applied to matrix converter is introduced to highlight the proposed modulation objectives. The well-known matrix converter Space Vector Modulation (SVM) [1]-[4] approach leads to define three vector families:

- First family: 6 rotating vectors (each phase input is connected to a different phase output).
- Second family: 3 null vectors (free wheeling i.e., switches configuration leading to zero voltage on the load) called \( O_i \) with \( i = 1, 2 \) or 3.
- Third family (the remaining ones): 18 active vectors called \( A_j \) (with a fixed angular position, and proportional to one input phase-to-phase voltage), where \( j \) is an integer between 1 and 18.

Matrix SVM modulations use only the last two families to create output voltages and input currents [17], [18], as the first one has a vector position varying with the time, which is not useful for building the references with the space vector approach.

The general matrix SVM sequence, shown in Fig. 2, uses four active vectors \( A_k \) (among the six vectors nearest to the output voltage reference vector), and one to three null states \( O_k \) to complete the PWM period. This specific sequence allows having only one switching when a vector is changed. During a PWM period (T) [19]-[21].

The null vector \( O_2 \) automatically involves at the output the common potential to \( U_1 \) and \( U_2 \), which is in fact the highest input phase potential in absolute value. A particular modulation can be defined by only using this null state \( O_2 \), which generates a discontinuous modulation (DPWM) [19]. This terminology is proposed here, as this specific choice allows blocking one of the three “switching cells” of the matrix converter, in the same way as one inverter leg is blocked when using discontinuous PWM in VSI. This particular modulation, presented in Fig. 3, reduces the number of switching and increases the converter efficiency compared to the general SVM sequence (Fig. 2).

\[
\begin{bmatrix}
    m_{ru} & m_{rv} & m_{rw} \\
    m_{su} & m_{sv} & m_{sw} \\
    m_{ru} & m_{sv} & m_{sw}
\end{bmatrix}
\]

In order to avoid any short circuit of the input voltage sources and open circuit output currents, the sum of duty cycles for each cell must be equal to 1:

\[
m_{rk} + m_{sk} + m_{ik} = 1, \quad k = u, v, w
\]

A. Conversion matrix [M] calculation

A general relation [16] for producing two output phase-to-phase voltages with the three input phase-to-phase ones is defined in (3). Since the three phase-to-phase voltages are equal to zero, the third output voltage is automatically deduced from (3).

\[
\begin{align*}
    u_{uv} &= b_{rs} \cdot u_{rs} + b_{rt} \cdot u_{rt} + b_{st} \cdot u_{st} + b_{tr} \cdot u_{tr} \\
    u_{uw} &= c_{rs} \cdot u_{rs} + c_{rt} \cdot u_{rt} + c_{st} \cdot u_{st} + c_{tr} \cdot u_{tr}
\end{align*}
\]

where \( b_{rs} \) is a duty cycle that connects \( u_{ij} \) to \( u_{uv} \). Indirectly, \( b_{rs} \) controls the 4 switches that can connect \( r \) or \( s \) to \( u \) or \( v \). \( c_{ij} \) is associated to the output voltage \( u_{uv} \). Since coefficients \( b_{ij} \) and \( c_{ij} \) are duty cycles, they are automatically bounded between zero and one.
With the aim of producing an equivalent modulation to the SVM, only the two largest input phase-to-phase voltages (U₁ and U₂) must be introduced as explained earlier. In order to simplify the calculation of the conversion matrix \([M]\), [16] has proposed to calculate the duty cycles of \([M]\) with particular values of input voltages and output voltage references, as shown in Fig. 4.

![Fig. 4. Particular area choice of voltage values to calculate \([M]\)](image)

In this particular time area, \(u_r\) and \(u_s\) are the two greatest and positive input phase-to-phase voltages. They are used to create outputs \(u_{rv}\) and \(u_{sv}\), which are, in this time range, two positive phase-to-phase voltage references. “\(u\)” is the common potential of these two positive references, which will always be connected to “\(r\)”, the common potential of the two positive input voltage \(u_r\) and \(u_s\). According to this specific choice, the converter builds the two greatest phase-to-phase output voltage references with the help of the two greatest phase-to-phase input voltages. As a consequence, the highest voltage capability of the converter is necessarily reached in these conditions (voltage ratio equal to 86%).

\[
\begin{align*}
u_{rv} &= m_{sv} \times u_{rs} + m_{rv} \times u_{rt} + m_{rv} \times u_{rt} \\
u_{sv} &= m_{rs} \times u_{rs} + m_{rv} \times u_{rt} + m_{rv} \times u_{rt}
\end{align*}
\]  
(4)

As the output potential “\(u\)” is always connected to the input phase “\(r\)”, the “\(u\)” cell is necessarily blocked.

The duty cycles used in equation (4) are defined in (5) and derived from [14], considering that:

- All duty cycles are chosen proportional to the input voltage in order to have input current proportional to the input voltage, as explained in the appendix and in [16], [22]-[23].
- The \(u\) cell is blocked.

This way, duty cycles and then the conversion matrix \([M]\) can be defined (5). This solution has the advantage of only requesting the calculation of four duty cycles.

\[
[M] = \begin{bmatrix}
m_{rv} & 1-m_{rv}-m_{rs} & m_{rs} & 1-m_{rs}-m_{rv} \\
m_{rv} & m_{rs} & 1-m_{rv}-m_{rs} & m_{rs} \\
m_{rv} & m_{rv} & 1-m_{rv}-m_{rs} & m_{rs} \\
m_{rv} & m_{rv} & m_{rs} & 1-m_{rv}-m_{rs}
\end{bmatrix}
\]

In the case of asymmetric components and/or harmonics contained in input voltages, the matrix \([M]\) defined in (5) automatically compensates input voltage disturbances [17]. This propriety will be presented and validated in the simulation of the conversion matrix part (III.C).

B. Matrix-Based Type

The \([M]\) matrix defined in (5) is simple to compute but cannot be used directly for all input and output voltages values. This section defines how this principle can be extended to obtain \([M]\) in any case.

In order to use always the greatest matrix converter input phase-to-phase voltages and to block one of the three switching cells, it is necessary to permanently connect the greatest absolute input voltage to the greatest output voltage with the same sign as the input one, as showed in Fig. 5. This way, the modulation is created by the variation of the two other output potentials which have to be sorted in value and sign (+, 0, 0+, 0-, -), with:

- +: highest potential
- 0: intermediary potential, with a positive value (0+), with a negative value (0-)
- :- lowest potential

![Fig. 5. The 2 possibilities of classified voltage](image)

The choice of the blocked switching cell and of its “ON switch” is dependent on the greatest values of the input voltages (r, s, t) and of the output voltage references (u, v, w), which changes with the time. Two selectors (Fig.6.) have been introduced to realize these inputs and outputs voltage classifications.

In order to be able to use at any time the same matrix-based duty cycle (5), a “virtual matrix converter” (Fig. 6) is introduced with classified input (r', s' and t') and output (u', v' and w') made by both selectors. This virtual converter always has its first virtual cell (u' cell) blocked as shown in Fig. 6. Consequently, the duty cycle \(m_{w'}\) is always equal to 1, and other duty cycles of the first cell (\(m_{s'}\) and \(m_{r'}\)) are always equal to zero.

![Fig. 6. Virtual matrix converter concept with its two selectors](image)
can be classified, with "+" defining the greatest, "-" the lowest and "0" the intermediary one. Thus, selectors have been defined with the following principles:

- The aim of the input selector is to connect the two positive and greatest input phase-to-phase voltages to \((r', s')\) and \((r', t')\) inputs of the virtual converter. For this, the input potential with the largest absolute input value (input potential with the opposite sign to the other two) is always connected to \(r'\).

- The output selector connects to \(u'\) the output which has the largest voltage reference with the same sign as \(r'\) input,

- This modulation method needs to compute, at any moment, the same four duty cycles \((m_{u,v}, m_{w,v}, m_{w,v}', m_{u,v}')\), using equation (4) as shown in (6). The two other input potential assignments \((s'\) and \(t'\)) and the two other output potential assignments \((v'\) and \(w'\)) are initially arbitrary. The allocation choice of these input and output potentials generates a permutation of the two last rows (for \(s'\) and \(t'\) assignment) and two last columns (for \(v'\) and \(w'\) assignment) in the conversion matrix \([M_{Virtual}]\) defined in (6). A choice has been done to be able to determine the conversion matrix \([M]\).

\[
\begin{align*}
M_{Virtual} &= \begin{bmatrix}
1 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
\end{bmatrix}
\end{align*}
\]

\[
M = [M_{Input\ Selecto}r] \times [M_{Virtual}] \times [M_{Output\ Selectort}] \quad (7)
\]

Finally, the conversion matrix \([M]\) is obtained with a lines and columns specific rotation of the virtual converter conversion matrix \([M_{Virtual}]\).

C. Simulations of the conversion matrix

This method for generating the conversion matrix \([M]\) has been implemented in Matlab-Simulink® software. Fig. 7 shows the matrix converter input and output voltages and currents without PWM with a 50-Hz input frequency and maximal voltage input network equal to 325V. The output reference is created with 30Hz and 195V maximal voltage values. The matrix converter operates at 10kVA R-L load with a power factor of 0.86 (4.9Ω; 15.5mH). The 195V at 30Hz voltage applied to this three phases load generates a 34,2A maximum value of the output currents. In order to conserve the input and output active power equality, the maximal input currents should be equal to 17.6A. Fig. 7 validates this modulation approach as the electrical outputs and inputs have the expected values.

![Fig. 7. Simulation of the matrix converter with the average model](image)

(a) Input network voltages (imposed by the grid)  
(b) Input network currents generated by the modulation  
(c) Output voltages generated by the modulation  
(d) Output currents generated in the R-L load

Fig. 8 shows the \(u\) cell duty cycles \((m_{u,v}, m_{w,v}, m_{w,v}')\). One of these three duty cycle is equal to one and the two others to zero when \(v_{un'}\) is the largest output reference with the same sign as the largest absolute input voltage, which illustrates the DPWM.

![Fig. 8. Simulation of the matrix converter with average model](image)

(a) Input network voltages (imposed by the grid)  
(b) Output voltages generated by the modulation  
(c) 3 duty cycle evolution in the “u cell” of the matrix converter

This modulation has also been successfully validated by simulation with variable input and output constraints (variations of the frequency, of the input voltages and variable voltage transfer ratio limited to 86%), and under unbalanced/disturbed conditions. Fig. 9 shows simulation results of the proposed modulation in this case. One input voltage is increased by 10% and an homopolar component is added in the network voltage (5% of the rms network voltage at 500Hz). The output reference is created with 30Hz and 195V values. The matrix converter operates at 10kVA R-L load with a power factor of 0.86.
IV. MATRIX CONVERTER PWM MODULATOR

These nine duty cycles \( m_k \) have to be transformed into logical signals adapted for the control of the nine switches \( S_k \), generating the connection matrix \([S]\) (8), with the help of a carrier-based PWM.

\[
[S] = \begin{bmatrix}
  s_{ru} & s_{rv} & s_{rw} \\
  s_{ru} & s_{rv} & s_{rw} \\
  s_{ru} & s_{rv} & s_{rw}
\end{bmatrix}
\]  

(8)

A. Carrier Based Switching Cell Modulator.

Each switching cell \((u, v, w)\) is composed of three switches, with only one “ON” switch in each cell at any time \((9)\).

\[
\begin{align*}
S_{ru} + S_{rv} + S_{rw} &= 1 \\
S_{rv} + S_{sv} + S_{rw} &= 1 \\
S_{rw} + S_{sv} + S_{ru} &= 1
\end{align*}
\]  

(9)

With \( S_{ij} = 1 \) when the switch \( S_{ij} \) is ON, \( S_{ij} = 0 \) when it is OFF.

The principle of the modulator, for each switching cell, is to compare one duty cycle to a triangle carrier wave and a second one to this carrier wave complemented to \( 1 \). The logic control of the last switch is created by the complement to \( 1 \) of the sum of the two previous logic signals as shown in Fig. 10.

B. Matrix Converter Carrier-Based Modulator

In order to reproduce the DPWM SVM modulation, each duty cycle of a matrix line must be assigned in “real time”, with the help of “selector concept” (Fig. 6), to the same control allocation (comparison to the carrier wave, to its complement to \( 1 \) or equal to the sum of both previous duty cycles complemented to \( 1 \)). According to “ON signal” positions (Fig. 10), it can be noted that the line complemented to one creates the “ON” state automatically in the “medium part” of each slope, similarly to the position of the null vector \( O_2 \) in the DPWM SVM modulation (Fig. 3).

The null vector \( O_2 \) line in the DPWM SVM modulation must be detected in the conversion matrix \([M]\). It is necessarily the one with a duty cycle equal to \( 1 \) (blocked cell). Then, to the two other lines must be assigned to carriers as shown in Fig. 11. Therefore, the control allocation changes during time (“selector concept”). In example (Fig. 12), the second line has the duty cycle equal to one \( (m_v) \). Therefore the carriers control is affected here to the first and third lines. Fig. 12 also illustrates both the active vectors \( A_k \) and the null vector \( O_2 \), connected here to the “s” input. The second cell \((v \ cell)\) is blocked (DPWM) and is always connected to the “s” input.

Fig. 10. The based switching cell modulator (ex where \( S_m \) is complemented)

According to this description, the ON switching signal created by the “sum complement to \( 1 \)” appears automatically in the middle of each slope \((S_m \) in Fig. 10), and the other ON switch signals, at the beginning and the end of the carrier slope \((S_m \ and \ S_s \) in Fig. 10).

Fig. 11. “Real time” Concept of Matrix duty cycle line assignment.
currents are chopped and in phase with their respective input voltages. As an example here, only \( i_1 \) is presented and its respective input voltage \( v_{in} \) is shown in continuous bold line.

Fig. 14. Simulation of the matrix converter with the instantaneous model
(a) Input network voltages (imposed by the grid)
(b) Input network currents generated by the modulation
(c) Output voltages generated by the modulation
(d) Output currents generated in the R-L load.

Fig. 15 shows simulation results of one output voltage \( v_{out} \) and the common mode voltage \( v_{com} \). The \( v_{in} \) voltage illustrates the blocking state (DPWM) of the “u cell” when \( v_{in} \) is the largest output reference, with the same sign as the largest absolute input voltage.

Fig. 15. Simulation of the matrix converter with the instantaneous model
(a) Input network voltages (imposed by the grid)
(b) \( v_{in} \) (output voltage) generated by the modulation
(c) \( v_{com} \) (homopolar voltage) induced by the modulation

V. EXPERIMENTATION

A matrix converter prototype as shown in Fig. 16 has been developed with FF200R12KT3_E IGBT and ARCAL2210 driver modules to test this original modulation method, implemented here into a DSP from Texas Instrument (TMS320F2812) and a CPLD from Altera (DB3256-144).

The matrix converter input filter is composed of a 0.6mH inductor, which has a 4.7mΩ internal resistance, and a 10μF capacitor. Experimental results shown in the Fig.17 to Fig.19 have been obtained with an input voltage equal to 120V RMS at 50Hz. The matrix converter has been connected to a three phases R-L load with a 0.63 power factor \((R=11.85Ω; L=7.7μH)\). The ratio \( q \) (RMS output voltage divide by the RMS input voltage) is set to 0.8, the output voltage is 96V RMS and the output frequency is defined at 30Hz. The triangle carrier wave frequency has been set to 10 kHz.

For secure commutations, gate transistor signals of Matrix
converter require proper sequences as presented in [4],[24]-[27]. The commutation sequence used in our experiment is either two step current commutation sequences technique or four step voltage commutation sequences ones. A clamp circuit [1],[25] has also been introduced in the matrix converter prototype, as a safety system, in order to prevent any commutation failure.

Afterwards, it should be an interesting work to compare the efficiency and the electrical characteristics of the proposed modulation methods with the DTC modulation. Then, we should get a global overview of matrix modulation solutions and performances for industry applications.

Finally, the proposed modulation cannot tune the input power factor. In future work, it would be an interesting trend to introduce this parameter in the proposed method to be able to compensate the slight phase shift introduced by the L-C input filter between voltage and current [30] and/or generate reactive power flow for ancillary services in electrical grid (wind turbine applications,…).

VI. CONCLUSION

This paper has presented an original carrier-based modulator for matrix converters based on a “virtual matrix converter” concept. The proposed modulation concept is illustrated with the DPWM which blocks one of the three switching cell. This choice limits to four the number of duty cycle calculations. The proposed carrier-based modulator creates the same instantaneous connexion matrix [S] as the SVM or the RIV (in the DPWM specific case here), but with less calculation and with a more synthesized and systematic approach. Therefore, this modulation is easier to implement compared to the previous ones and has been patented [28], [29].

Furthermore, the basic modulation concept, illustrated in this paper with the DPWM, can be extended in a simple way to other modulation choices. A future paper will present the general modulation process taking into account the different null states possibilities (freedom degrees) in order to obtain better converter performances (losses, EMC, input currents and output voltages THD,…).

As presented in the Fig. 19, the \( v_{un} \) voltage exhibits several none chopped time area. It illustrates the u cell blocking of the matrix converter, which validates the DPWM operation of the proposed modulation method.

Fig.16. Matrix converter prototype.

Fig. 17 shows the input voltage \( v_{in} \) and the filtered input current \( i_{r} \). The input RMS current value is equal to 2.54A for this test. A slight phase shift between voltage and current and a distortion is introduced by the L-C input filter. The harmonic frequency of 2 kHz appearing in the input current is a consequence of the resonance frequency of the input filter [25].

Fig.17. Experimental results: Line current (\( i_{r-in} \)) and line voltage (\( v_{rn} \)).

Fig. 18 shows an output voltage (\( v_{un} \)) and the three load currents (\( i_{u}, i_{v}, i_{w} \)). These three load currents are perfectly sinusoidal and balanced (5.1A RMS).

Fig.18. Experimental results: Load currents and \( v_{un} \) voltage.

Fig.19. Experimental results: Load currents and \( v_{un} \) voltage.

The input and output power are approximately equal to 925W. These input and output waveform allows validating the operation of the proposed matrix converter modulation.
APPENDIX

The input currents are chosen to be in phase with their respective input voltages. Each input current is proportional to the respective input voltage. The input reactive power must be null as shown in (10).

\[
\begin{bmatrix}
    i_r \\
    i_s
\end{bmatrix} = N \begin{bmatrix}
    v_{rn} \\
    v_{sn}
\end{bmatrix} = \begin{bmatrix}
    v_{rn} \\
    v_{sn}
\end{bmatrix} \frac{P}{v_{rn}^2 + v_{sn}^2 + v_{tn}^2}
\]

(10)

We can define (11) by the general matrix Kirchhoff’s laws

\[
\begin{bmatrix}
    i_r \\
    i_s
\end{bmatrix} = \begin{bmatrix}
    m_{rs} & m_{rv} & m_{rw} \\
    m_{rs} & m_{rv} & m_{rw}
\end{bmatrix} \begin{bmatrix}
    i_r \\
    i_s
\end{bmatrix}
\]

(11)

In this example the \( i_r \) current is detailed and leads to relation (12).

\[
\begin{align*}
    i_r &= \frac{P \times v_{rn}}{v_{rn}^2 + v_{sn}^2 + v_{tn}^2} = \alpha_r \times p \\
    i_s &= m_{rs} i_r + m_{rv} i_v + m_{rw} i_w
\end{align*}
\]

(12)

The input power must be equal to the load power since no storage is used on the matrix converter.

\[
i_r = \alpha_r (v_{rn} \times i_r + v_{sn} \times i_s + v_{tn} \times i_t)
\]

(13)

The easiest solution for the equation (13) is shown in (14)

\[
\begin{align*}
    m_{rs} &= \alpha_r v_{rn} = \frac{v_{rn}}{v_{rn}^2 + v_{sn}^2 + v_{tn}^2} x v_{rn} = K x v_{rn} \\
    m_{rv} &= \alpha_r v_{sn} = \frac{v_{sn}}{v_{rn}^2 + v_{sn}^2 + v_{tn}^2} x v_{sn} = K x v_{sn} \\
    m_{rw} &= \alpha_r v_{tn} = \frac{v_{tn}}{v_{rn}^2 + v_{sn}^2 + v_{tn}^2} x v_{sn} = K x v_{tn}
\end{align*}
\]

(14)

A simple and evident solution to define switches duty cycles is to have proportionality with input voltages. The calculation method [5] uses the phase-to-phase voltage. This proportionality must be verified with the combination switches duty cycles (\( b_{ij}, c_{ij} \)).

\[
\begin{align*}
    u_{uv} &= b_{rs} \cdot u_r + b_{rt} \cdot u_t + b_{st} \cdot u_s \\
    u_{uw} &= c_{rs} \cdot u_r + c_{rt} \cdot u_t + c_{st} \cdot u_s
\end{align*}
\]

(15)

The \( u_{uv} \) voltage can be decomposed into three input voltages and switch duty cycles.

\[
\begin{align*}
    u_{uv} &= (m_{rs} \cdot v_r + m_{rv} \cdot v_v + m_{rw} \cdot v_w) \\
    &- (m_{rs} \cdot v_r + m_{rv} \cdot v_v + m_{rw} \cdot v_w)
\end{align*}
\]

(16)

The easiest solution for equations (15) and (16) is shown in (17).

\[
\begin{align*}
    b_{rs} &= \alpha_r \cdot u_{rs} \\
    b_{rt} &= \alpha_r \cdot u_{rt} \\
    b_{st} &= \alpha_r \cdot u_{st} \\
    c_{rs} &= \beta_r \cdot u_{rs} \\
    c_{rt} &= \beta_r \cdot u_{rt} \\
    c_{st} &= \beta_r \cdot u_{st}
\end{align*}
\]

It is therefore possible to conclude that switch duty cycles combination (\( b_{ij}, c_{ij} \)) can be proportional to their input phase-to-phase voltage.

REFERENCES


Arnaud Videt received the Ph.D degree in electrical engineering from the Ecole Centrale de Lille, Lille, France. Since 2010, he has been R&D power electronics engineer with Schneider Toshiba Inverter, Pacy-sur-Eure, France, where his research focused on multilevel inverter control, electromagnetic compatibility, and input power quality for motor drive applications. Since 2010, he has been working as Associate Professor in the Laboratory of Electrical Engineering of Lille (L2EP), Lille, France. His current research interests include power quality, electromagnetic compatibility, and wide-bandgap semiconductor devices for power conversion.

Xavier Cimetière received the Engineering degree from Ecole Centrale de Lille, Lille, France. Since 1992, he has been a Research Engineer with the Laboratoire d’Electrotechnique et d’Electronique de Puissance, Ecole Centrale de Lille, Lille. His research interests include power electronics and the control of electric machines.

Michel Arpillière was born in Paris, France, in 1952. He received the M.S. degree in physics and math from Paris VII University, Paris, France. He is a Senior Power Electronics Research/Design Engineer in Schneider Electric, a worldwide French company, which is involved in the broad electrical business. He has been working in the Schneider Drive Department for more than 20 years, after several years spent in a small Switch Mode Power Supply (SMPS) company. He is presently “Drive Architect” in Schneider Toshiba Inverter, and a member of the board the European Center of Power Electronic.